	i	this	patent n	uvo 00011 ui.		(reAgn			(5-210)	1		_		
Á	;			ninalm	onths of sclaimed.	n and	Instruments E	reminer\	(Date)	IS	SUE BAT	CH NUMB	ER	
e sovered a	e de la companya de l		•			(F	rimary Examir	ner)	(Date)	Amou	nt Due	Date	Paid	
200		not	not extend beyond the expiration date of U.S Patent. No.							ISSUE FEE				
	į		been dis	claimed m of this pat		. (A	ssistant Exami	ner)	(Date)	-				
j.	经基础			he term of this patent					NOTICE OF A			LLOWANCE MAILED		
				CLAIMER		Sheets Drwg. Fig		gs. Drwg. Print Fig.		Total Claims		Print Claim for O.G.		
		٦	TERMINAL			DRAWINGS				CLAIMS ALLOWED				
	阿兹		e 2 ′							Continued o	n Issue Slip	Inside File J	ecket	
			74 y	12.		- -		\parallel			(A)	1. Z. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		
		7	4							* .			- AMMOND	
				IONALG	e santar						i in de		*	
			TEDUA.	TOPA: C	LASSIFICATI	ON		*		E.S.		. e.At.	A. Y.	
		47.1	CLAS		SUBCLAS				NE SUBCLASS PER BLOCK)					
		ISSUING CLASSIFICATION CROSS REFERENCE(8)									in de			
						100		CI ASSI	EIC ATI	NA SE		atterior de la company	مستعاليا الما	
	and an										-		-	
		E E											PTO-2040 12/99	
			Lat	ch-up	resistar	nt CMOS	struc	ture:						
	: 180 : 160	APPLICANTS												
		E		-Hyong	Lee]	5 11	J		1100	-	J·	
	grade .	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	PPLICAT	10N NO. 55288	CONT/PRIC	R CLASS		JBCLASS	ART UNIT	EX	AMINER	·····	,	
		1				SCANI	VED	DO OA	edi_					
						O.I.P.E.					ATE	-		
			õ		Ī≅	U.S.	UŢILIT	Y Pater			-			
	70)	1/13/1	Class	ISSUE CLASSIFICATION						<u></u>			